Sunburst Design, Inc. Logo
World Class SystemVerilog & UVM Training

HOME
      Expert
      Verilog Training
      Expert
      Verilog Trainers
      Papers
      Book Reviews
      About
      Cliff Cummings
      Cliff's future
      presentations

Scroll Down for Published Papers



Sunburst Design - SystemVerilog Fundamentals Training - Apr 16-19, 2024 (4 Half-Days of Training)
WebEx Training - Instructor: Cliff Cummings
Class hours: 10:00 am - 1:00 pm U.S. EST / 7:00 am - 10:00 am U.S. PST
Class hours: 7:30 pm - 10:30 pm India IST 4:00 pm - 7:00 pm Central Europe CEST


*** Sunburst Design specializes in Verilog & SystemVerilog onsite training ***
Contact us to request details and discounted pricing for onsite training


Email Cliff Cummings & Michael Hoyt to request additional Training in 2024


Learn when new papers are posted and when Open Enrollment training courses are being offered - Become a fan on facebook

Scroll Up to Scheduled Training Classes -- Newer UVM Papers:
SNUG-SV-2024 - Understanding the UVM m_sequencer, p_sequencer Handles, and the `uvm_declare_p_sequencer Macro
DVCon-2023 - The Untapped Pwer of UVM Resources and Why Engineers Should Use the uvm_resource_db API
DVCon-2020 - UVM Reactive Stimulus Techniques

Cliff-Note #5  
Why Use Classes to Represent UVM Transactions?
Rev 1.0 - June 2015
Cliff-Note #4  
13 Reason Why UVM and OVM are Hard to Learn
Rev 1.1 - June 2022
Cliff-Note #3  
Are Advanced Verification Methodologies Required to Test FPGA Designs?
Rev 1.0 - Nov 2012
Cliff-Note #2  
Common Mistakes In Technical Texts
Rev 1.1 - Mar 2009
Cliff-Note #1  
The Sunburst Design - "Where's Waldo" Principle of Verilog Coding
Rev 1.0 - Mar 2007


DAC 2013  
The New SystemVerilog-2012 Standard - Cliff Cummings - DAC Slides - (print)
Rev 1.0
Jun 2013
 
DAC 2009  
SystemVerilog-2009 Update - Part 1 - Cliff Cummings - DAC Slides - (print)
SystemVerilog-2009 Update - Part 2 - Stu Sutherland - DAC Slides
Rev 1.1
Aug 2009
 
DAC 2008  
SystemVerilog Implicit Port Enhancements
Accelerate System Design & Verification
Rev 1.1
Nov 2008
 
DesignCon 2005  
SystemVerilog Implicit Port Connections - Simulation & Synthesis
Rev 1.2
Apr 2005
 
DVCON 2023  
The Untapped Power of UVM Resources and Why Engineers Should Use the uvm_resource_db API
Rev 1.2
Mar 2023
DVCON 2020  
UVM Reactive Stimulus Techniques
Rev 1.0
Oct 2020
Voted Best Paper
1st Place
DVCON 2019  
Yikes! Why is My SystemVerilog Still So Slooooow?
(Benchmark Code)
Rev 1.0
Apr 2019
Voted Best Paper
1st Place
DVCON 2016  
Using UVM Virtual Sequencers & Virtual Sequences
Rev 1.1
Sep 2019
 
DVCON 2011  
OVM & UVM Techniques for Terminating Tests
Rev 1.1
Mar 2011
 
DVCON 2003  
The IEEE Verilog-2001 Simulation Tool Scoreboard
Rev 1.2
Apr 2003
 
HDLCON 2002  
New Verilog-2001 Techniques for Creating Parmeterized Models
(or Down With `define and Death of a defparam!)
Rev 1.2
May 2002
 
HDLCON 2002  
SystemVerilog Ports & Data Types For Simple, Efficient and Enhanced HDL Modeling
Rev 1.1
Apr 2002
 
HDLCON 2001
 
Verilog-2001 Behavioral and Synthesis Enhancements
Rev 1.3
Apr 2002
 
HDLCON 2000
 
A Proposal To Remove Those Ugly Register Data Types From Verilog
Rev 1.1
Mar 2001
 
HDLCON 1999
 
Correct Methods For Adding Delays To Verilog Behavioral Models
Rev 1.1
Mar 2001
 
SNUG 2024
(Silicon Valley)
Understanding the UVM m_sequencer, p_sequencer Handles, and the `uvm_declare_p_sequencer Macro
Rev 1.0
Apr 2024
Voted Best Paper
3rd Place
SNUG 2019
(Silicon Valley)
Finite State Machine (FSM) Deisgn & Synthesis using SystemVerilog - Part I
Rev 1.0
Feb 2019
Voted Best Paper
1st Place
SNUG 2018
(Austin)
UVM Analysis Port Functionality and Using Transaction Copy Commands
Rev 1.0
Oct 2018
Voted Best Paper
2nd Place
SNUG 2018
(Silicon Valley)
SystemVerilog Virtual Classes, Methods, Interfaces and Their Use in Verification and UVM
Rev 1.0
Jun 2018
Voted Best Paper
2nd Place
SNUG 2016
(Austin)
Applying Stimulus & Sampling Outputs - UVM Verification Testing Techniques
(Paper explains why SystemVerilog "program" was a bad idea and should never be used)
Rev 1.0
Jun 2018
SNUG 2016
(Silicon Valley)
SystemVerilog Assertions - Bindfiles & Best Known Practices for Simple SVA Usage
Sunburst Design 6-hour SystemVerilog Assertion Training class available
Rev 1.0
Apr 2016
Voted Best Paper
1st Place
SNUG 2016
(Silicon Valley)
SystemVerilog Logic Specific Processes for Synthesis - Benefits and Proper Usage
Rev 1.0
Apr 2016
Tech Paper Award
2nd Place
SNUG 2014
(Austin)
UVM Message Display Commands - Capabilities, Proper Usage and Guidelines
Rev 1.0
Sep 2014
Voted Best Paper
1st Place
SNUG 2014
(Silicon Valley)
UVM Transactions - Definitions, Methods and Usage
Rev 1.1
May 2014
Tech Paper Award
3rd Place
SNUG 2013
(Silicon Valley)
OVM/UVM Scoreboards - Fundamental Architectures
Rev 1.1
Oct 2014
 
SNUG 2012
(Silicon Valley)
The OVM/UVM Factory & Factory Overrides
How They Work - Why They Are Important
Rev 1.1
Jan 2013
 
SNUG 2009
(San Jose)
SystemVerilog Assertions
Design Tricks & SVA Bind Files
Rev 1.0
Mar 2009
Voted Best Paper
1st Place
SNUG 2009
(Boston)
SystemVerilog's Virtual World - An Introduction to Virtual Classes, Veritual Methods and Virtual Interface Instance
Rev 1.4
Sep 2009
Voted Best Paper
2nd Place
SNUG 2008
(Boston)
Clock Domain Crossing (CDC) Design & Verification
Techniques Using SystemVerilog
Rev 1.0
Nov 2008
Voted Best Paper
1st Place
SNUG 2007
(Boston)
SystemVerilog Implicit Port Enhancements
Accelerate System Design & Verification
Rev 1.1
Nov 2007
Voted Best Paper
1st Place
SNUG 2006
(Boston)
SystemVerilog Event Regions, Race Avoidance & Guidelines
Rev 1.1
Sep 2006
Important Updates
November 2007
SNUG 2005
(Israel)
SystemVerilog's priority & unique - A Solution to Verilog's "full_case" & "parallel_case" Evil Twins!
Rev 1.0
Jan 2005
 
SNUG 2004
(Boston)
SystemVerilog 2-State Simulation Performance & Verification Advantages
Rev 1.0
Sep 2004
 
SNUG 2003
(Boston)
SystemVerilog - Is This The Merging of Verilog & VHDL?
Rev 1.1
Sep 2003
Voted Best Paper
3rd Place
SNUG 2003
(Boston)
Asynchronous & Synchronous Reset
Design Techniques - Part Deux
Rev 1.1
Sep 2003
 
SNUG 2003
(San Jose)
Synthesizable Finite State Machine Design Techniques
Using the New SystemVerilog 3.0 Enhancements
Rev 1.1
Mar 2003
Voted Best Paper
2nd Place
SNUG 2002
(Boston)
Verilog Nonblocking Assignments With Delays, Myths & Mysteries
Rev 1.3
Dec 2002
Voted Best Paper
2nd Place
SNUG 2002
(San Jose)
Simulation and Synthesis Techniques for Asynchronous FIFO Design
with Asynchronous Pointer Comparisons
Rev 1.1
Apr 2002
Voted Best Paper
1st Place
SNUG 2002
(San Jose)
Simulation and Synthesis Techniques for Asynchronous FIFO Design
Rev 1.1
Apr 2002
 
SNUG 2002
(San Jose)
Synchronous Resets? Asynchronous Resets? I am so confused!
How will I ever know which to use?
Rev 1.1
Apr 2002
 
SNUG 2001
(San Jose)
Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Designs
Rev 1.1
Mar 2001
Voted Best Paper
3rd Place
SNUG 2000
(Boston)
Coding And Scripting Techniques For FSM Designs With Synthesis-Optimized, Glitch-Free Outputs
Rev 1.2
May 2002
Voted Best Paper
2nd Place
SNUG 2000
(San Jose)
Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!
Rev 1.3
Sep 2009
Voted Best Paper
1st Place
SNUG 1999
(Boston)
"full_case parallel_case", the Evil Twins of Verilog Synthesis
Rev 1.1
Oct 2000
Voted Best Paper
1st Place
SNUG 1999
(San Jose)
RTL Coding Styles That Yield Simulation and Synthesis Mismatches
Rev 1.1
Oct 2000
 
SNUG 1999
(San Jose)
fsm_perl: A Script to Generate RTL Code for State Machines and Synopsys Synthesis Scripts
Rev 1.1
Sep 2001
fsm_perl script
temporarily
unavailable
SNUG 1998
(San Jose)
State Machine Coding Styles for Synthesis
Rev 1.1
Sep 2002
 
ICU 2002
 
The Fundamentals of Efficient Synthesizable Finite State Machine
Design using NC-Verilog and BuildGates
Rev 1.1
Jul 2002
Voted Best Paper
2nd Place - IC SIG
ICU 1997
 
Verilog Coding Styles For Improved Simulation Efficiency
Rev 1.1
Jan 2002
Voted Best Paper
1st Place - CAE SIG
ICU 1993
 
Passive Device Verilog Models For Board And System-Level Digital Simulation
Rev 1.1
Oct 2004
 


Additional Papers Recommended by Cliff Cummings
These papers are hosted with permission of the respective authors.
The authors may remove permission to host these papers at any time.

SNUG 2013
(Silicon Valley)
Reset Testing Made Simple with UVM Phases (Paper)
Authors: Brian Hunter, Ben Chen, Rebecca Lipon
(Presentation)
(Examples - tarfile)
 


Published Papers (not yet available for download)

ICU 1996
 
Simulating Altera FPGAs using Concept Schematics and Verilog-XL
 
ICU 1996
 
Veriloglink User Case Study - Large Verilog System Simulation Experiences
 
ICU 1995
 
Efficient Verilog Modeling Using DAMEM
Voted Best Paper
1st Place - CAE SIG
ICU 1994
 
Translating Concept Schematics to Verilog Simulation using VerilogLink,
A Users Experience
Voted Best Paper
1st Place - CAE SIG
HDLCON 1994
(IVC94)
ASIC Test Vector Generation
 
HDLCON 1994
(IVC94)
Verilog Simulation of Xilinx Designs
 
ICU 1993
 
Full Timing Simulations Of One And Multiple Xilinx Designs
Using Concept Schematics and Verilog HDL
Voted Best Paper
1st Place - CAE SIG
ICU 1993
 
Mixed Gate and Behavioral Simulations Using Concept Schematics and Verilog HDL
 
ICU 1993
 
Synthesizing ASIC Vectors with Verilog
 


Abbreviations:
DAC: Design Automation Conference
DVCON: Design and Verification Conference (formerly HDLCON)
HDLCON: International Hardware Description Language Conference
SNUG: Synopsys Users Group Conference
ICU: International Cadence Users Group Conference

Sunburst Design merged with Paradigm Works in February 2020.
To request more information about Sunburst Design Training, E-mail:
michael.hoyt@paradigm-works.com & cliffc@sunburst-design.com



HOME
      Expert
      Verilog Training
      Expert
      Verilog Trainers
      Papers
      Book Reviews
      About
      Cliff Cummings
      Cliff's future
      presentations